Improve circuit plotting.
This commit is contained in:
parent
6274c41a80
commit
df450a7be0
17 changed files with 321 additions and 13 deletions
|
@ -25,11 +25,21 @@ public:
|
|||
return mInputTerminals;
|
||||
}
|
||||
|
||||
const std::vector<Terminal*>& getOutputTerminals() const
|
||||
{
|
||||
return mOutputTerminals;
|
||||
}
|
||||
|
||||
const std::vector<LogicGate*>& getLogicGates() const
|
||||
{
|
||||
return mLogicGates;
|
||||
}
|
||||
|
||||
const std::vector<Wire*>& getWires() const
|
||||
{
|
||||
return mWires;
|
||||
}
|
||||
|
||||
private:
|
||||
std::vector<Terminal*> mInputTerminals;
|
||||
std::vector<Terminal*> mOutputTerminals;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue